II. AAPS Technology Development Tasks
The individual technology development tasks that comprise the AAPS project are broad-based and diverse; but all carry the common goal of providing advanced ationic technologies that are capable of enduring the natural environments encountered by their host spacecraft. The AAPS technologies are targeted for development because they are generally not currently available from commercial sources. Specifically, the individual AAPS technology development tasks that comprise the project are:
• • Silicon-Germanium (SiGe) Integrated Electronics for Extreme Environments. Because the AAPS project is an active technology development effort; advancements are continually being inade to address the technology needs and a llionic environmental hardness requirements of the multiple Constellation program projects. This paper builds on the project information provided in two previously publicized articles 3-4 and summarizes some of the more recent accomplishnnents made within each AAPS technology development task during the U.S. Federal Government's 2009 fiscal year, ranging from 01 October 2008 through 30 September 2009-Each of the six AAPS technology development tasks (plus the project management function) is addressed in the following sections. Each task summary includes a brief description of the task followed by a short summary of the past year's achievements.
A. RHESE Project Management
The RHESE project management function handles the day-to-day administrative and programmatic concerns of the project including budget planning, schedule development, accomplishment monitoring, risk assessment, and project execution. The project management function serves to enable the technology development tasks and to represent the task accomplishments to the ETDP program office. NASA's Marshall Space Flight Center (MSFC) manages the RHESE project. Within the past fiscal year; the RHESE project was baselined in its plan for technology development by the ETDP office with the details captured in the RHESE Project Management Plan.
As a strategy to reduce duplicative efforts between NASA and other government-sponsored developers that may also be investing in environmentally hardened electronic and avionic technology, it is the responsibility of the RHESE project mana gement function to be cognizant of external activities and investments bein g inade by these other U.S. Government agencies, federal laboratories, academic institutes; and commercial developers and to develop collaborative efforts where appropriate. Collaborative efforts strive to leverage the technology investments of multiple sources to deliver products that may otherwise not be realized through independent and competing efforts. To maintain cognizance of current activities. the RHESE project manager and task leads regularly attend reviews, presentations, and conferences where multiple other non-NASA technologists are working to improve the state-of-the-art in radiation hardened electronics. Over the past year, the RHESE project was represented at many of these gatherings to discuss and coordinate technology development activities, including the AIAA SPACE 
B. Model of Radiation Effects on Electronics (MREE)
RHESE's MREE task is focused on developing an updated model of radiation effects on electronics. The previously used model, Cosmic Ray Effects on Micro Electronics 96 (CREME96) 5-6 , has been for years the industry standard modeling tool for estimatin g single event effects (SEES) in electronics. However, over the past thirteen years since its release, the state-of-the-art in microelectronics has continued to advance toward architectures that incorporate smaller feature sizes and more coniplex electronic structures that often include heavy metals -all of which make today's modem electronic architectures more susceptible to SEEs and radiation induced failures. The paradigm for SEE prediction in the CREME96 model is deficient in accounting for the small features, complex geometries and heavy elements common to modern electronic architectures. It is therefore the goal of the MREE task to develop a more physics-based approach to SEE prediction that will provide accurate results for modern electronics parts.
Efforts are on going to enable the new modeling tool the ability to assess the spacecraft's surrounding stricture for purpose of calculating spacecraft self-shielding effects when assessing the susceptibility of a particular microelectronic circuit to the external radiation environment. By using a Computer Aided Drawing (CAD) file representation of the spacecraft's structure, the modeling tool will be designed to process the CAD file -complete with material fields within the file -to determine the level of shielding a sensitive electronic component may receive from the surrounding spacecraft stricture. This approach also allows the detailed physical stricture of the nucroelectronic circuit and the pattern of hole-electron creation within that circuit stricture to be taken into account so that the collected charge and the resulting currents within the circuit may be estimated more accurately. This new model employs Monte Carlo simulations to predict SEE rates, allowing the updated software to be referred to as "CREME-MC." The CREME-MC codes account for a propagating particle's energy loss attributable to interactions with the spacecraft, the electronic packaging, the metallization used to build the circuit, and the metallization located within the semiconductor itself. Durin g propagation, the effects of nuclear interactions and energy loss by ionization are taken into account as well. The calculated radiation environment at the chip will be used to not only estimate the device's accumulated total dose, but to also drive a second Monte Carlo simulation that predicts the SEE rate as described above.
Most of the accomplishments achieved by the MREE task within the past fiscal year stem from the establishment of the online CREME-MC website' that will be employed to host the final Monte Carlo version of the CREME software. The online site currently offers the user the opportunity to execute a Monte Carlo based simulation of the energy deposition within multiple sensitive volumes that represent junctions within the electronic device under evaluation. The sizes, shapes and locations of these volumes are specified by the user. The site also offers a user the ability to define a multi-layered material stack that approximates the structure of the electronic device under evaluation. For continuity, the site will also host the older CREME96 and CREME86 versions of the software. User files from the CREME96 site' at Naval Research Laboratory will be preserved and can be uploaded to the new CREME-MC site? at Vanderbilt on request, allowing users the ability to access previously run data files. In order to ensure that the tool is appropriately addressing the needs of the electronics and avionics community, a period of "alpha" testing allowed select users the opportunity to run the code, evaluate the results, identify software problems, and submit comments that identify problems, deficiencies ; or even desired capabilities that are not currently implemented. As of this past sununer of 2008, the alpha testing concluded for the software and a period of "beta" testing has begun.
The capabilities of the CREME-MC site will be upgraded as the new model is improved and extended. The models that define the space environment. such as the lunar neutron environment, the galactic cosnuc ray environment, and the solar particle environment are all being updated. Features planned for itrtplementation in the coning years include the development of a nested sensitive volume assessment capability ; further upgrades to the environmental models, and Rill hostin g of the CREME96 and CREME86 software tools and associated users' files.
Additionally, there are tools enable the conversion of spacecraft CAD drawings into a format used for Monte Carlo transport code calculations. The current plan is to incorporate these in a downloadable software package that can be used to compute the radiation environment at the part of interest within the spacecraft. The resulting environment will then be uploaded to the CREME-MC site for SEE calculations. This approach avoids the need for users to upload a CAD model of the spacecraft to the CREME-MC site over the internet. Instead, the users can maintain the security of their CAD model by doing the radiation transport calculations at their facilities. This task is led by NASA's Marshall Space Flight Center with contracted support from Vanderbilt University.
C. Single Event Effects (SEE)-Immune Reconfrgurable Field Programmable Gate Array (FPGA) (SIRF)
The FPGA is an electronic component that has experienced widespread usa ge in multiple applications due to its ease of programmability. Because the FPGA can be customized, it is also an inexpensive, and therefore attractive, alternative to the design and development of a non-programmable, hard%Vired application-specific integrated circuit (ASIC). FPGAs are available in multiple architectures. The most common is the Static Random Access memory (SRAM)-based FPGA, which is reprograturnable within an active system to perform a large variety of functions. But these FPGAs are much like volatile memory in that they require reconfiguration after each power cycle. Also, due to their CMOS-based architecture, they are susceptible to radiation events. Antifuse FPGAs solve the volatility and radiation susceptibility problem by allowing a sin gle configuration to be permanently programmed onto the device. Although radiation-hardened antifuse devices are less susceptible to single-event radiation effects, the main disadvantage of this architecture is that it can only be pro grammed once prior to use.
In an effort to address the radiation susceptibilities of a SRAM-based FPGA, the AAPS project has teamed with multiple government and industry partners to support the development of a radiation-hardened by design (RHBD) version of the Xilinx Virtex-5 FPGA. The resulting device will yield the benefits of reconfigurable hardware implemented in a radiation hardened by design architecture.
The SIRF task has progressed toward maturity over the past fiscal year through the fabrication and test of an FX1 version of the SIRF chip. This FX1 version has been tested and results are bein g assessed to assist with the next and final fabrication of the SIRF chip. Final delivery of the radiation hardened Virtex-5 FPGA is expected in December of 2010.
D. High Performance Processors (HPP)
Certain capabilities within the Constellation architecture, such as autonomous spacecraft operations, surface mobility; and hazard avoidance and landin g, require intensive data processing capabilities. Whereas numerous systems with these capabilities have been developed and deployed, their requirements and implementations are typically constrained by data processing throughput, power resources, and susceptibilities to radiation effects. The AAPS HPP task seeks to expand the capabilities of data processing-intensive, spaceflight systems by advancing the sustained throughput and processing efficiency of high-performance radiation-hardened processors while seeking processor architectures that nuninuze power consumption.
The performance of processors developed from technolo gies appropriate for aerospace environments la gs that of commercial processors by multiple performance generations. The highest performing radiation vtolerant. commercially produced electronics offer increased performance at expense of reduced power efficiency. The HPP task seeks to concurrently advance the state-of-the-art of these two metrics; sustained throughput and processing efficiency.
The need for power-efficient high-performance radiation-tolerant processors and the peripheral electronics required to implement functional systems is not unique to NASA, this capability could also benefit commercial aerospace entities and other governmental agencies that require highly-capable spaceflight systems. This task will therefore leverage to the extent practical. relevant external technology-and processor-development projects sponsored by other organizations. Accordingly, important factors in defining and implementing the HPP strategy and implementation are the investment plans of these organizations and cognizance of relevant prior and ongoing NASA investments. The HPP team is addressing both of these factors through ongoing communication and collaboration with these other organizations. v v v v Within the past fiscal year, the HPP task has fostered two pronusing processor development activities that are currently under going evaluation for their suitability for use in NASA's Constellation pro gram. The first is a collaboration between the AAPS project and NASA's Innovative Partnership Program (IPP). A proposed effort between GSFC, JPL, and Coherent Logix Incorporated entitled "Extremely High-Performance, Ultra-Low Power, Radiation-Tolerant Processor: An Enabling Technology for Autonomous and Computationally Intensive Capabilities," was selected for fundin g by the IPP in FY2008. This effort seeks to assess the radiation susceptibility of the base HyperX processor; then formulate and implement radiation hardening strategies using software techniques. The effort be gan by performin g a baseline radiation test of the HyperX processor, then used the results to develop software techniques that would mutigate susceptibility of the processor to radiation effects and damage. A second battery of tests was performed in this past fiscal year to assess the effectivity of the software techniques in radiation damage mitigation. Results for these tests are being assessed and documented.
To validate the radiation mitigation techniques in a flight environment, the processor will be flown as a part of the Materials International Space Station Experiment-7 (MISSE-7). The MISSE series of flight experiments provide an opportunity to assess the durability and functionality of various hardware components and materials during long duration exposure to the space environment in low Earth orbit. The fli ght hardware to be flown on MISSE-7 includes four Hyper-X processor boards and one Aeroflex LEON3FT controller board. This fli ght hardware has been successfully integrated, tested; and delivered to NASA's Kennedy Space Center for launch in late 2009-The second processor development activity being worked through the HPP task is the assessment of the Onboard Processing Expandable Reconfigurable Architecture (OPERA) Processor as developed by Tilera. This effort began as a DARPA initiative to develop a processor that performs with a hi gh level of efficiency across all categories of application processing ranging from bit-level stream processing to symbolic processin g, and encompassing processor capabilities ranging from special purpose digital signal processors to general purpose processors. Commercial versions of the OPERA processor have been procured and are currently being benchmarked to ensure the capabilities match the needs of the targeted Constellation applications.
One of the more mature capabilities that will require a highly capable radiation hardened flight processor is the Autonomous Landing and Hazard Avoidance Technology (ALHAT). This capability is being developed to operate aboard Constellation's Altair Lunar Lander during descent of the lander to the lunar surface. The ALHAT system will be responsible for transmittin g lidar signals, receivin g the lidar returns, processin g the returns for information regarding hazards within the landing site, comparin g those hazards to known objects within onboard maps, identifying unknown objects ; displaying descent information to the crew, and controllin g the descent of the lander.. All of these functions combined result in requirements that cannot be efficiently met by today's commercially available radiation-hardened flight perocessors. To deternune if the candidate processors described in this paper will be appropriate for Constellation applications such as the ALHAT system NASA's JPL is working to benchmark the performance of the Hyper-X processor and the OPERA architecture as they run ALHAT processing algorithms.
This task is lead by NASA's Goddard Space Flight Center, with support from NASA's Marshall Space Flight Center, NASA's Langley Research Center, and the Jet Propulsion Laboratory.
E. Reconfigurable Computing (RC)
The concept of Reconfigurable Computing' offers the prolmise of new capabilities within any particular plan of exploration that involves complex spacecraft. These new capabilities focus on the reduction of subsystem level fli ght spares inventories for long-duration missions, adaptability to system failures, and flexibility in connecting components through a variety of data interfaces.
The RC task proposes a new paradigm for circuitry to respond to failures other than by redundancy voting schemes alone. The RC task strives to provide better failed circuitry detection. enablement of autonomous repair and/or replacement of defects, and support adapting circuitry to accommodate system failures. The goals of the RC task also include the concept of requiring a single configurable processor to autonomously conform to multiple configurations. Accomplishment of this goal yields a reduction in spares required to be carried on long-duration missions, since a single spare would then fit many processing functions. Such architecture adaptability will provide a great sating in spares volume and wei ght required by extended duration missions.
Three areas of focus have been identified for the RC task, internal modularity, external modularity, and fault detection and Mitigation. The first involves ability of the core processor to emulate any form of computing resource as needed to serve all of the capacities required. The second enables the first by providing a capability to interface resources to any target system, by adaptin g communication standards, physical and electrical interconnections. and other parameters of the host system to hook up to the computing resource. The final allows the detection of an internal fault and autonomous isolation and recovery from the fault without required external involvement.
Cyclical and/or selective periodic testing will mitigate radiation damage and other conmrionly-feared failures. Reserve copies of circuitry will be generated and tested in order to bring them online in functional condition without interrupting system tasks. Then, the subsystem to be evaluated will be taken offline and tested with known inputs for known expected outputs in order to isolate possible undesirable responses. Provided the subsystem checks out as functionally correct, it can be returned to service, held in reserve for the next cycle of checks, or the reconfigurable processing units can be returned to a managed store for later redeployment. If the subsystem fails verification, the portions of circuitry causing the failure may be further isolated to mark those parts of the circuitry as defective and return the remainder to reserve, much as blocks of a computer hard disk are marked bad and ignored during future operations. Life limitations on electronics can be mitigated by these same means. Circuitry which becomes unstable and unreliable after extended active lifetime can be retired and new reserve circuitry powered up and configured into service, thus extending overall lifetime of the system Flexibility is also bolstered by the RC task. Interface reconfiguration can allow a single processor to make connections through different external interfaces as needed. By providing this external modularity, vehicle system integrity is enhanced by allowing processors to be transferred among busses and networks to replace lost functionality. Further, this directly supports the concept of reduced flight spaces required by long duration nussions.
Over the past fiscal year, the RC task has demonstrated the first of the three desired characteristics: internal modularity. A Xilinx FPGA was shown to reconfigure itself to perform three disparate tasks: motor control, DSP processing (via a Fast Fourier Transform or FFT), and as a finite state machine (via a Turing Machine simulator). Work has begun on demonstrating the second characteristic: external modularity. Procurement of the necessary equipment for this demonstration is complete. This demonstration is tentatively scheduled for Fall 2009. Also, to ensure continued leadership in the reconfigurable computing community, the RC team is prodding a sponsorship of an academic membership in the Center for High Performance Reconfigurable Computing (CHReC), a consortium of academic representatives assembled to recommend Reconfi gurable Computin g research activities.
This task is managed by NASA's Marshall Space Flight Center with support from NASA's Lan gley Research Center. v
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F. Silicon-Germanium (SiGe) Integrated Electronics for Extreme Environments
The extreme temperature conditions on the lunar surface (at worst case ; -230°C in shadowed polar craters ; and ranging from -180°C to +120°C lunar night to day) precludes the use of conventional terrestrial electronics for applications such as sensing, actuation, and control that must be performed in the lunar ambient environment. This is problematic since the development of modular, expandable, and reconfigurable lunar spaceflight systems clearly requires electronic components that can provide robust operation without external thermal conditioning.
The AAPS SiGe task has as its goal the development and demonstration of extreme environment electronic components applicable to lunar robotic systems that possess distributed avionics architectures. Core to this effort is the use of lour-cost. commercial SiGe Heterojunction Bipolar Transistors (HBTs) within Complementary Metal Oxide Semiconductor (CMOS) technology.' Unlike other conunercial off-the-shelf (COTS) integrated circuit technologies, SiGe offers unparalleled cryogenic temperature performance, radiation tolerance, wide temperature range capability, and optimal mixed-signal circuit design flexibility at the monolithic level. Other benefits include the ability to fabricate power efficient, multiple breakdowan volta ge, lugh-speed SiGe HBTs on the same piece of silicon wafer as high density Si CMOS circuits and passive components.
To ensure proper maturity of this technology, the SiGe task endeavors to deliver:
• Low-power, radiation tolerant (to 100krad), integrated SiGe BiCMOS mixed-signal (digital + analog + power) electronics for sensor,-"imager and actuator systems that can operate reliably across -180°C to +120°C, and Linder relevant radiation conditions. • High-density packaging of these SiGe BICMOS electronics components (with integrated passive components) which can operate reliably across -180°C to +120°C. • Modeling and CAD tools for SiGe BiCMOS devices and packaging to accurately predict and simulate the electrical performance, reliability, and radiation tolerance of these SiGe BICMOS mixed-signal circuits and packages across-180°C to +120°C.
• A development library of • Definition and implementation of a general purpose Remote Electronics Unit (REU) prototype capable of operation across -180°C to +120°C and simultaneous relevant radiation conditions. In pursuit of these goals, the SiGe task has been producing increasingly complex designs that successively build toward the fabrication of a final REU prototype system The "CRYO" moniker is used to identify the progressive stages of the development effort. Completed in 2005, the first iteration of the CRYO series, CRYO 1, was a proofof-concept fabrication run containing SiGe-based basic circuit building blocks such as operational amplifiers, digital-to-analog converters, and standard characterization and test structures. The final REU prototype system, the CRYO 5 design, will consist of a SiGe-based REU Sensor Interface (RSI) Application Specific Integrated Circuit (ASIC) and a Digital Control (RDC) ASIC chip. Both will be integrated into a single, environmentally tolerant package. This flight-ready REU system prototype will serve as a general purpose, extreme environment ready, sensors and control interface system-in-package for NASA nussions. The planned verification and testing strategy will consist of characterization of the various SiGe mixed-signal components as a function of temperature, from -180°C to 120°C. Tests will also include radiation characterization to a total dose of at least 100 krad, life testing at the temperature extremes (-180°C and 120°C), and over-temperature part and package thermal cycle testing. Additional testing of components at cryogenic temperatures under radiation exposure will be used to evaluate the combined effects of temperature and radiation. When complete, the SiGe task will have matured a critical technology allowing many electronic components and data devices to be mounted such that they are exposed to the extremes of the space environment and no longer require the conditioning provided by the system's warm box.
Initially scheduled to be delivered in 2009 ; the final REU prototype delivery was slipped until April 2010 to accommodate a refabrication and test of the RDC ASIC chip.
For purposes of testin g the SiGe technology in the space environment, multiple flight experiments are underway which include SiGe-based electronic chips. Mounted on the MISSE-6 experiment are passive. unpackaged SiGe chips that function as a volta ge reference. These circuits were protectively coated against atomic oxygen damage and tested prior to flight. Upon the retrieval of the MISSE-6 experiment, these circuits will be recovered and tested for operation. The NANOSAT program is another target for flying SiGe-based electronics. In cooperation with the Boeing Company; the SiGe team is planning to include an active, packaged version of the voltage reference circuit. And, in late 2009, an active. packaged SiGe-based control circuit. the CRYO 3a design, will fly as an integrated portion of a Boeing experiment on the MISSE-7 experiment platform.
The contract for this task is managed by NASA's Lan gley Research Center with support from the Jet Propulsion Laboratory. The Georgia Institute of Technology is the prime contractor and leads a team made of multiple academic and industrial partners.
III. Conclusion
In response to the Constellation Program's need for environmentally hardened electronics and avionics, the AAPS technology development project is actively working to provide advancements in the areas of modeling of the radiation environment and its effect on advanced, modem electronics, FPGAs designed such that they are hardened against the radiation environment, High Performance Processors that will provide high efficiency, radiation hardened performance, Reconfigurable Computin g capabilities that allow a single processor board to fulfill multiple finctions, and SiGe-based electronics that allow operation in the low-temperature and radiation environments of the lunar surface. This overview paper provides a summary of each of these technology development tasks with an emphasis on the significant progress of the past fiscal year and identification of the additional development milestones planned for the comin g fiscal year. -develop mixed-signal electronics with proven wide T + radiation capability -deliver compact modeling tools for circuit design (design suite) -deliver SiGe mixed-signal circuit components (component library) -deliver robust packaging for ICs (integrated multi-chip module) -deliver a SiGe Remote Electronics Unit (REU) sensor interface prototype -demonstrate device + circuit + package reliability per NASAspecs -develop a robust infusion path for NASA mission insertion (TRL-6) ' 
Summary
In response to the Constellation Program's need for environmentally hardened electronics and avionics, the AAPS technology development project is actively working to provide:
-High Performance Processors that will provide high efficiency, radiation hardened performance,
-FPGAs designed such that they are hardened against the radiation environment, Volatile and nonvolatile memories using new technologies that can withstand the radiation environment, -Reconfigurable Computing capabilities that allow a single processor board to fulfill multiple functions, -SiGe-based electronics that allow operation in the lowtemperature and radiation environments of the lunar surface, and The capability to accurately model the response of an electronic design to the radiation environment.
